aboutsummaryrefslogtreecommitdiff
path: root/arch
Commit message (Collapse)AuthorAgeFilesLines
* usr: Add a strcmp exampleMiquel Sabaté Solà2024-12-052-0/+38
| | | | Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>
* usr: Do not force a CROSS_COMPILE valueMiquel Sabaté Solà2024-12-051-4/+3
| | | | Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>
* machine: Use the proper ABI definitionMiquel Sabaté Solà2024-12-053-2/+2
| | | | Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>
* arch/riscv/usr: Add t0 in the clobber listMiquel Sabaté Solà2024-12-051-1/+1
| | | | Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>
* Fix Makefile by allowing cross compilationMiquel Sabaté Solà2024-12-051-5/+5
| | | | | | | Since it was entirely developed on a real RISC-V board, I did not notice issues with cross compilation. Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>
* Provide an improved example on early boot stageMiquel Sabaté Solà2024-12-059-64/+295
| | | | | | This also implied a renaming arch/riscv/bios -> arch/riscv/machine. Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>
* Add a note on Zawrs extensionMiquel Sabaté Solà2024-12-051-2/+13
| | | | Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>
* Provide an example on RISC-V atomic addsMiquel Sabaté Solà2024-12-052-1/+43
| | | | Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>
* Restructure the whole thingMiquel Sabaté Solà2024-12-0519-0/+466
It will be something more than just messing around with RISC-V stuff. Signed-off-by: Miquel Sabaté Solà <mikisabate@gmail.com>